polymer electrolyte gated nanowire transistor consists of a salt-laden polymer gel, e.g., LiClO 4 in poly(ethylene oxide), spanning a gap between a metal gate electrode and the nanowire. A voltage applied to the gate electrode drives migration of Li + and ClO − 4 ions to form electric double layers at the electrode/electrolyte and electrolyte/nanowire interfaces. [ 15 ] This effective transfer of gate charge to within ≈1 nm of the nanowire gives considerably improved gate coupling and sub-threshold characteristics. [ 13, 14 ] Whereas earlier work focused on organic semiconductor transistors, [ 15, 16 ] and semiconductor nanowire transistors with unpatterned polymer electrolyte fi lms, [ 13 ] this paper presents the fi rst study of the low temperature electrical properties of a nanowire transistor featuring a nanoscale polymer electrolyte patterned by electron beam lithography. [ 14 ] In this paper we focus our attention on the properties and potential uses of a unique aspect of polymer electrolyte gates, namely the fact that the ionic mobility drops rapidly to zero as the temperature T is reduced below approximately 220 K. [ 16 ] This enables the electrolyte's ion distribution to be set and "frozen in" to give a fi xed external charge environment near the nanowire's surface. It holds interesting potential uses in quantum transport studies, which are typically performed at T < 4 K; for example, the ability to freeze in the ion distribution in polymer electrolyte gated nanowires has been recently used to study spin-orbit effects in nanowires. [ 13 ] Here we show that this approach can be extended to add two new features: a) the ability to tune the threshold voltage for conventional electrostatic gates, for example, an insulated, doped substrate [ 6 ] over a wide range; and b) the ability to set the disorder potential for nanowire transistors and quantum devices. The disorder potential breaks the nanowire into a string of quantum dots coupled in series, [ 17 ] with properties that can be tuned using the voltage applied to the polymer electrolyte gate. We characterize our devices using conductance and thermovoltage measurements with a key result being the demonstration that local polymer electrolyte gates are fully compatible with thermoelectric measurements of nanowires [18] [19] [20] [21] [22] [23] [24] [25] offering the advantage of strongly reduced thermal conductivity compared to metal gates. This is of high potential interest for solid-state cooling applications, where the ability to control disorder and set an optimal operation point using a gate, may enable optimization of the Using Polymer Electrolyte Gates to Set-and-Freeze Threshold Voltage and Local Potential in Nanowire-based Devices and Thermoelectrics Sofi a Fahlvik Svensson , Adam M. Burke , Damon J. Carrad , Martin Leijnse , Heiner Linke , and Adam P. Micolich * The strongly temperature-dependent ionic mobility in polymer electrolytes is used to "freeze in" specifi c ionic charge environments around a nanowire using a local wrap-gate geometry. This makes it possible to set both the threshold voltage for a conventional doped substrate gate and the local disorder potential at temperatures below 220 K. These are characterized in detail by combining conductance and thermovoltage measurements with modeling. The results demonstrate that local polymer electrolyte gates are compatible with nanowire thermoelectrics, where they offer the advantage of a very low thermal conductivity, and hold great potential towards setting the optimal operating point for solid-state cooling applications.
Introduction
Semiconductor nanowires are a highly promising nanomaterial with diverse applications ranging from high effi ciency thermoelectrics [1] [2] [3] to nanoscale transistors. [ 4, 5 ] An on-going quest towards these ends is the development of improved strategies for conductivity and Fermi level control via electrostatic gating. Gating via a doped substrate [ 6 ] is simple and effective but provides no scope for local control. Nanoscale metal gates beneath [ 7 ] and above [ 8 ] a nanowire enable local control but push carriers against the nanowire surface [ 9 ] subjecting them to strong surface scattering. [ 10 ] The desire for stronger gate coupling and improved homogeneity drove the development of cylindrical wrap-gates for laterally oriented nanowires. This was fi rst achieved using conventional metal/oxide formulations, [ 11, 12 ] and more recently, using polymer electrolyte gating. [ 13, 14 ] A
Results and Discussion
Figure 1 a,b shows a schematic and atomic force micrograph of our device. It consists of a 50 nm diameter InAs nanowire, three NiAu Ohmic contacts (O), two NiAu heater strips (H), and a patterned PEO/LiClO 4 polymer electrolyte (PE) connected to a NiAu gate electrode (G). The behavior we report arises from the polymer electrolyte, and we would expect it to hold for semiconducting nanowires of other compositions and diameters. The device is made on an insulated, degenerately doped Si substrate, which acts as a back-gate (BG). The Ohmic contacts, heater strips and gate electrode are deposited in a single electron-beam lithography and metal deposition step, with the electron-beam patterned polymer electrolyte processed thereafter. [ 14 ] The electrical studies consist of two sets of measurements via contacts O1 and O2: the ac current I sd passing through the nanowire in response to an applied source-drain voltage V sd and the opencircuit dc thermovoltage V th in response to an applied heater voltage V H on H1, resulting in a thermal gradient Δ T along the nanowire. The source-drain voltage consists of a base ac excitation of 100 µV at 13 Hz to facilitate low-noise phase-sensitive detection and an optional dc component < ±5 mV for producing Coulomb blockade stability diagrams. [ 28 ] The PE gate's ionic nature gives it a "set and hold" capability made possible by the freezing in of the ion distribution in the polymer electrolyte. [ 16 ] To demonstrate this, we distinguish the voltage V G externally applied to electrode G from the potential V PE experienced by the nanowire due to the polymer electrolyte: V PE is maintained below 220 K even if the voltage V G applied to electrode G is altered. We therefore used the following measurement methodology: a) the PE gate voltage V PE is set at T = 300 K with back-gate voltage V BG = 0; b) the device is cooled to T = 0.275 K; c) measurements of I sd and V th versus V BG are obtained; d) the device is warmed to T = 300 K where V PE can be adjusted for the next series of measurements. This four-step process was repeated for several V PE settings between − 1 V and +1 V. At the end of Step b) we run V G down to zero and keep G grounded to fully demonstrate the "set and hold" capability of the PE gate; equivalent results are obtained if G is held at V G = V PE . The voltage V G is returned to V PE immediately prior to Step d). The use of V BG in this device is also enabled by the frozen ions which cannot redistribute to screen changes in substrate potential at low T . 
Comparison Between Back-gate and Polymer Electrolyte Gate Performance
We begin by comparing the performance of the PE gate and back-gate at room and cryogenic temperatures. Figure 1 c shows I sd versus V G (dashed) and V BG (solid) at T = 300 K; each is swept with the other gate grounded, hence the crossing of the traces at V G = V BG = 0. The PE gate coupling is considerably stronger, as noted in prior work. [ 13, 14 ] This situation is reversed at T = 0.275 K (Figure 1 d) where the ions in the PE gate are frozen. The back-gate drives the nanowire to pinch-off ( I sd = 0) over a much reduced bias range whereas changes in the voltage V G applied to G have little effect; the frozen ionic mobility means that V PE remains fi xed at T = 0.275 K despite any change in V G . The abundant fl uctuations in I sd in the solid trace in Figure 1 d arise due to quantum confi nement and, in the low I sd limit, Coulomb blockade, as highlighted by the inset to Figure 1 d. Some weak quantum interference oscillations are also apparent in the dashed trace in Figure 1 d. This refl ects some direct electric fi eld coupling between the nanowire and gate electrode [ 14, 29 ] rather than a change in ion distribution, that is, V PE .
Demonstration of the Low-temperature "Set-and-Hold" Capability for the PE Gate
We now demonstrate how the PE gate can be used in set-andhold mode to set the threshold voltage for the back-gate. We do this by sweeping from strongly negative V BG towards more positive V BG , for each of seven different V PE settings ( Figure 2 a) , looking for the conduction onset. We quantify onset using the pinch-off voltage V po , which we defi ne as the fi rst V BG where I sd exceeds 10 pA if sweeping from maximally negative V BG towards positive V BG . We show only the fi rst 100 mV of back-gate characteristic for each case in Figure 2 a to minimize clutter, as each trace individually looks qualitatively similar to the solid trace in Figure 1 d overall (see the transparent dotted-line extension of the V PE = 500 mV trace in Figure 2 a ). Figure 2 b shows a plot of V po versus V PE for the data in Figure 2 a demonstrating that V po can be tuned from − 2.9 V to +2.6 V as V PE is made more negative, with a linear dependence on V PE . The two gates counteract one another-a more positive V PE leads to a more negative V po for the back-gate. The explanation for the behavior in Figure 2 is as follows. At the most positive V PE there is an excess of Li + ions at the nanowire surface. This increases the initial electron density n within the nanowire at cooldown. The device is cooled with V BG = 0 and thus a negative V BG is required to counteract the density enhancement due to the PE gate and shut down conduction, producing a negative V po . The ion-induced electron density enhancement decreases for reduced V PE and ultimately becomes a depletion for V PE < 0 due to an accumulation of ClO − 4 ions at the nanowire surface. Here a positive V BG is required to reach conduction onset. By mapping how V PE sets V po (Figure 2 b) , one can set and 'freeze in' the operating back-gate characteristic including setting a preferred back-gate threshold voltage. The pinch-off voltage can likely be shifted well beyond the 6 V range we demonstrate here, and will ultimately be limited by insulator breakdown. The ability to tune V po with V PE is of particular interest to us because it may be highly useful for setting a nanowire to its maximal power-factor point [ 24 ] for thermoelectric and solid-state cooling applications.
Use of the PE Gate to Tune the Effective Disorder Potential for Transport
We now show that the PE gate can be used to enact a tuning of the effective disorder potential experienced by electrons traversing the nanowire. In Figure 3 a-f we look at the conduction onset for six V PE settings between +0.5 and − 1 V. In each case we plot I sd versus V BG at T = 0.275 K (solid black), 1.5 K (dashed mid-gray) and 2.5 K (dotted light gray). Coulomb blockade (CB) oscillations appear in all six panels but their regularity, spacing and stability is heavily dependent on V PE . At positive V PE (Figure 3 a-c) the CB oscillations are highly irregular, with long stretches of I sd ≅ 0 between single peaks or small peak clusters, and are reminiscent of stochastic CB in series coupled quantum dots [ 30, 31 ] and nanowires. [ 17 ] The CB structure is relatively unstable at most positive V PE , with peaks shifting significantly between traces -this is evident by comparing traces at different T , which should only differ in the height and width of a given CB peak. As V PE is made more negative the CB oscillations become far more reproducible and matching traces can be obtained several days apart providing V BG is handled carefully and not swept well away from a given V BG range. This link between stability and V PE may indicate some interesting physics related to InAs surface-state trapping in strongly cationic/anionic environments, but could also be due to trap fl uctuations in the back-gate oxide; further studies will be needed to establish the exact cause. www.afm-journal.de www.MaterialsViews.com Figure 2 . a) I sd vs V BG for the fi rst 100 mV of V BG > V po for the seven different V PE settings indicated. Additionally, the full V BG range for the gate trace at V PE = 500 mV is shown as the faded blue dashed line in (a). To set V PE , the device is warmed to room temperature, the V PE is changed, and the device is cooled back to T = 0.275 K. We defi ne the pinch-off voltage V po as the fi rst V BG where I sd > 10 pA if starting from highly negative V BG . b) Plot of V po vs V PE demonstrating the ability to use the PE gate to set the threshold for the underlying n + -Si substrate back-gate.
As V PE is decreased from +0.5 V to − 1.0 V the CB oscillations become far more regular, particularly for V PE ≤ − 0.5 V (Figure 3 d-f ). Additionally, the CB peak width becomes narrower and the I sd at the CB maxima decreases by two orders of magnitude. The latter in particular refl ects the formation of stronger, more defi ned tunnel barriers within the nanowire. The trend in Figure 3 indicates that changes in the ion distribution surrounding the nanowire drive a gradual transition from either a highly disordered channel featuring a long series of small, randomly sized quantum dots at positive V PE to a larger double or single quantum dot (QD) at negative V PE (see Figure 4 and associated discussion). An interesting question is: How does the PE-gate facilitate the clear QD-like behavior that emerges with more negative V PE given there is no intentional source of 0D confi nement during nanowire growth or device fabrication? The most obvious source of tunnel barriers are the source and drain contacts themselves; these are produced by the non-homogeneity of the back-gate electric fi eld near the contacts, which in turn causes reduced electron density local to the contact edges. [ 32 ] But this only explains two of at least three and possibly many tunnel barriers needed to generate the CB data in Figure 3 . We argue that the remainder arise from disorder in the following way. The high density of surface states in InAs nanowires leads to a high electron density near the nanowire surface. [ 33 ] Recent work has shown that repulsive impurities scatter carriers much more strongly than attractive impurities in nanowires and can act like a potential barrier with a height many times k B T . [ 34 ] One possible mechanism is that at negative V PE , the ClO − 4 ion accumulation at the nanowire surface pushes carriers away from the nanowire surface. This may both reduce the screening of, and increase exposure of carriers to, negatively charged impurities in the nanowire. We hypothesize that the net result is that one or two impurities dominate the conductance providing the tunnel barriers that enable the clear periodic CB oscillations in Figure 3 d-f. Repulsive scattering from the negative ions at the nanowire surface may also contribute. In contrast, for positive V PE , the Li + accumulation at the surface will pull carriers closer to the surface where transport is subject to a higher density of attractive scatterers but also potentially a lower density of more effectively screened repulsive scatterers. The net result would be a greater number of weaker barriers, and characteristics that look more like a long series of small, randomly sized QDs as in Figure 3 a-c. [ 17, 30 ] 
Characterization of the Device Formed using Combined Electric and Thermoelectric Measurements
To characterize the nature of the potential created by the PE gate in more detail, we now combine electric and thermoelectric measurements, which offer complementary information. We chose to work at V PE = − 500 mV (the same as in Figure 3 d ), where we obtain stable, reproducible CB oscillations over timescales exceeding several days. In Figure 4 a-c we show three sets of measurements obtained over the same 150 mV V BG range. Figure 4 b is a CB stability diagram [ 35 ] where we plot g as the color axis versus dc source-drain bias V dc sd and V BG ; black, light gray and mid-gray correspond to low, moderate and high g (shades chosen for accentuated contrast). Finally, Figure 4 c presents V th versus V BG at three different V H values. The application of V H gives rise to both a global heating effect and a small Δ T that we use to generate a thermovoltage. By increasing V H we increase the device temperature and can study the thermovoltage as a function of T without heating the cryostat. We characterize the relationship between T and V H by looking at how the CB peak amplitude decays with T at V H = 0 and with V H at T = 0.275 K. We fi nd that V H = 20, 60 and 100 mV correspond to approximate average temperatures T = 0.7, 1.3 and 2.0 K, respectively.
We now examine Figure 4 a,b more closely with a focus on a detailed understanding of the transport data to ensure that the thermovoltage measurements are sensible. The most notable feature of Figure 4 a is that the CB peaks exhibit two different T dependencies. Some peaks, e.g., that marked A, become narrower and sharper as T is reduced, other peaks, e.g., the series marked B, grow with increasing T . Such variations in the T dependence have been discussed in the context of classical versus quantum Coulomb blockade. [ 36 ] In multi-level QDs with varying coupling to the leads both types of T dependencies can be observed in the same QD. [ 37 ] In our case, we suggest that similar physics arise due to the formation of a serially coupled small and large QD forming in the nanowire-see inset in Figure 4 din which case the effective lead couplings depend on whether the QD levels are aligned or not. We now turn to the Coulomb diamonds in Figure 4 b for further evidence of this interpretation. Starting at small V dc sd , the most vital feature is a series of small black diamonds. Assuming transport via a serial double QD these would correspond to blockaded transport through the larger QD. The diamonds vary in size refl ecting a varying level spacing and coupling to the leads. This is typical of CB in the few electron limit [ 36 ] and common in nanowire QDs. [ 38 ] The diamond vertices at V dc sd = 0 generally align with CB peaks in Figure 4 a, as expected, but the diamonds do not always close (see white arrows in Figure 4 b). Missing vertices indicate inhibited transport via QD levels at V dc sd ≅ 0. The presence/absence of vertices is closely linked to the CB peak T dependence in Figure 4 a; the CB peaks corresponding to non-closing diamonds are strongly suppressed at T = 275 mK but grow with increasing T . Shifting our attention to larger V dc sd , the most visually striking feature is the mid-gray banding indicating high g when V dc sd is suffi cient to overcome blockade. The onset of the mid-gray banding forms an additional pattern of larger diamonds, highlighted by the white dashed lines, corresponding to charge addition to the smaller QD. Electrons are only transported through the double QD system at small V dc sd when the V dc sd = 0 diamond vertices of both QDs coincide. This produces the large CB peaks in Figure 4 a that decrease in height with increasing T . Transport is otherwise suppressed at small V dc sd because electrons cannot tunnel between the large and small QDs due to the misalignment in QD levels. This produces the small CB peaks and missing vertices in Figure 4 a,b. These CB peaks grow with increasing T because thermal activation enables electrons to access higher QD levels. Much of the low V BG structure in Figure 4 b bears strong resemblance to that in heterostructure-defi ned nanowire double QDs, [ 39 ] and one could consider the envelope of the T = 2.5 K trace in Figure 4 a as the corresponding CB oscillations for the smaller QD. Their large broadness is consistent with a strong coupling between the small QD and its adjacent lead.
To support our serial double QD interpretation, in Figure 4 d-f we present calculated data for a simplifi ed double QD model. We use a simplifi ed model because we want to cover a large gate voltage range, which corresponds to adding many electrons, making a real interacting double QD model computationally impossible. The broad mid-gray banding in Figure 4 b indicates that the small QD is very strongly coupled to its adjacent lead, and we thus model this QD as a lead for the large QD with a periodically modulated density of states (DOS) (see inset to Figure 4 d) . We mimic the CB for the large QD by calculating g using the Landauer-Büttiker formula assuming a ladder of equidistant energy levels, rather than treating the Coulomb interactions explicitly to maintain simplicity. Despite our focus on simplicity, the model bears a strong resemblance to the experimental data increasing our confi dence in the double QD interpretation. On the basis of double QD formation we estimate charging energies E c = 1.4 meV and 4.0 meV for the larger/smaller QDs. Accounting for the nanowire's physical dimensions this suggests QD lengths of ≈600 nm for the larger QD and 30 -200 nm for the smaller QD.
Finally we turn to the open circuit thermovoltage data in Figure 4 c. For a weakly coupled QD, V th takes an approximately sawtooth-like form in the simplest case, [ 40, 41 ] and a lineshape more similar to the energy derivative of the dot's conductance if second order tunneling effects, for example, co-tunneling, contribute to transport. [ 20, 42, 43 ] In Figure 4 c, V th oscillates about zero for small V H , and in most cases, an oscillation at given V BG can be directly mapped to a CB peak in the T = 275 mK trace in Figure 4 a. The thermovoltage develops a slowly varying background as V H is increased-this is most evident at V H = 100 mV and is highlighted by the black dotted line in Figure 4 c. This background has zero crossings that roughly coincide with CB peaks of the small QD in Figure 4 a, as expected. [ 20, 41, 43 ] The smaller QD V th contribution should also carry fi ne structure; [ 40, 44 ] this may be the small-scale V th oscillations in Figure 4 c that cannot be directly attributed to large QD CB peaks in Figure 4 a. Focusing on the large QD momentarily, some of the small-scale structure in Figure 4 c that corresponds directly to large QD CB peaks in Figure 4 a shows a clear lineshape evolution with V H . These V th oscillations develop from a lineshape like the energy derivative of the CB peaks at small V H towards a more sinusoidal form at large V H . [ 20 ] This lineshape transition is also observed in Figure 4 f where we plot the calculated thermopower S = V th /Δ T in the limit Δ T→ 0 for three different T values. The development of an oscillating background for the high T data in Figure 4 f also directly refl ects the experimental data. Our data, while consistent with Thierschmann et al., [ 45 ] demonstrates that V th remains straightforward even in the limit where one QD is much larger than the other and the dot couplings to the leads differ signifi cantly.
Conclusions
In conclusion, we have investigated the electric and thermoelectric properties of an InAs nanowire transistor featuring a nanoscale patterned polymer electrolyte gate. [ 14 ] We have shown that the drop in ionic mobility at ≈220 K enables us to 'freeze in' a specifi c surrounding ionic environment for the nanowire at low temperature, which can in turn be used to set the pinch-off voltage for a conventional, doped-substrate back-gate. The pinchoff voltage can be controllably shifted across a range spanning 6 V by changing the initial pre-cooldown polymer electrolyte gate voltage over a range of 1.5 V; this can likely be extended substantially, possibly to tens of volts, subject to the dielectric breakdown limits of the polymer and substrate oxide. Additionally, the PE gate can be used to set the disorder potential infl uencing transport through the nanowire. At positive PE gate voltage we see strongly stochastic Coulomb blockade oscillations indicative of the formation of several disorder-induced quantum dots in series in the nanowire. [ 17, 30 ] As the PE gate voltage becomes more negative the CB oscillations become more periodic, and are consistent with two quantum dots coupled in series.
A fi nal aspect we addressed was the potential for using PE gate structures as a route to implementing local gating of nanowires in thermoelectric measurements. The PE gate's threshold setting capability holds considerable promise for use in tuning a nanowire-based thermoelectric energy converter to its highest effi ciency regime. [ 24 ] A concern with conventional metal/oxide gate electrodes, and particularly wrap-gate structures, for such a purpose is that they will 'short circuit' the applied thermal gradient because a metal's high electrical conductivity entails a high thermal conductivity via the Wiedemann-Franz law. [ 46 ] The negligible electronic conductivity and low phonon heat conductivity of polymer electrolytes should make them highly favorable for thermoelectric measurements, and we have demonstrated this by showing that thermovoltage measurements of a PE gated nanowire device bear strong correspondence to electrical transport measurements for the same device. Thinking more broadly, our study highlights that V th carries similar information content to a stability diagram and much more than a conductance trace alone. As a result, we see several potential practical advantages for using thermovoltage measurements over source-drain bias studies in characterizing nanowire quantum dots, these include: a) the V th signal remains strong even when the related CB peaks are small, b) the measurement time is shorter, and c) measurements do not require a large dc source-drain voltage which, for nanoscale devices, can result in large electric fi elds that signifi cantly modify the electronic structure. [ 29 ] Overall, our work here demonstrates the strong potential for further applications of polymer electrolyte gates in both electric and thermoelectric transport studies of nanowire-based devices.
Experimental Discussion
Device Fabrication : Nanowire devices were fabricated from 3 µm long, 50 nm diameter InAs nanowires grown by chemical beam epitaxy (CBE). [ 47 ] Devices were fabricated on 0.001−0.005 Ω cm As-doped (100) Si wafer (Silicon Valley Microelectronics) with a 100 nm thermal oxide and an additional 10 nm HfO 2 layer deposited by atomic layer deposition. This wafer was prepatterned with Ti/Au interconnects and electron beam lithography (EBL) alignment structures before being divided into smaller "chips" on which nanowire transistors were made. Nanowires were deposited by dry transfer using lab wipe. Source, drain and gate electrodes and heaters were defi ned by EBL using a Raith 150-two system. The EBL resist was a 5% solution of 950 k molecular weight polymethylmethacrylate in anisole (Microchem) deposited by spin coating at 5000 rpm followed by a 5 min hotplate bake at 180 °C. The resist is developed using a 1:3 mixture of methylisobutylketone in 2-propanol. The electrodes and heaters consisted of 25 nm Ni and 75 nm Au deposited by thermal evaporation, immediately after a 120 s (NH 4 ) 2 S x contact passivation step at 40 °C. [ 48 ] Lift-off was performed overnight in N -methyl-2-pyrrolidone at 80 °C. The polymer electrolyte was formed by mixing poly(ethylene oxide) (Aldrich, MW 100 k) and LiClO 4 ·3H 2 O (Aldrich) in a polymer:salt ratio of 10:1 by sonication in 10 mL of methanol. The resulting mixture was left standing at room temperature overnight to precipitate out large particulates, with the supernatant used for deposition. The solution was spin-coated onto the sample at 4000 rpm for 60 s and followed by a 90 °C hot-plate bake for 30 min. EBL was performed at 5 kV accelerating voltage with an electron dose of 100 µC/cm 2 under high vacuum. High energy electrons cross-link the polymer electrolyte causing exposed regions to become relatively insoluble during development. [ 14, 49 ] The patterned fi lm was developed in deionized water at room temperature for ≈30 s and dried with N 2 gas. [ 14 ] Completed devices were packaged in LCC20 ceramic chip carriers (Spectrum) and bonded using an Au ball bonder (Kulicke & Soffa 4500). Atomic Force Microscopy (AFM) studies were performed prior to packaging using a Dimension DI-3000 AFM in tapping mode with Veeco OTESPA7 probes. AFM was performed in cleanroom ambient atmosphere (temperature 20 °C and relative humidity 50 − 60%).
Device Operation and Electrical Measurement : Electrical characterization was performed in an Oxford Instruments Heliox 3 He cryostat with base temperature T ≈ 275 mK. The ac source-drain current I sd was measured using a Stanford Research Systems SRS830 lock-in amplifi er. The sourcedrain bias V sd consists of an ac excitation V ac sd = 100 µV at a frequency of 13 Hz, with a variable dc component V dc sd added for the measurements in Figure 4 b. The dc component is delivered by a Yokogawa 7651 voltage source, with the ac and dc components combined using a passive adder circuit. Yokogawa 7651 voltage sources were used to control both the back-gate voltage V BG and the polymer electrolyte gate voltage V PE . The dc heater voltage V H was applied using a Keithley 2400 voltage source enabling continuous measurement of the heater current I H . The applied V H leads to a temperature gradient along the nanowire via Joule heating in the heater strip as well as an increase in average temperature for the device. The average device temperature was estimated by comparing CB peaks at different fridge temperatures with CB peaks with different applied heating voltages. The resulting dc thermovoltage V th was amplifi ed using a Stanford SR560 voltage preamplifi er at a gain of 10 3 and then read out using a Keithley 2000 multimeter.
Supporting Information
Supporting Information is available from the Wiley Online Library or from the author.
